

DM5472/DM7472 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear, and **Complementary Outputs**

General Description

This device is a positive pulse triggered J-K masterslave flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the output on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

Absolute Maximum Ratings (Note 1)


7V

5.5V

Supply Voltage Input Voltage Storage Temperature Range - 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation

Connection Diagram



DM5472 (J) DM7472 (N)

Function Table

	Inputs					
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q
L	Н	Х	х	Х	Н	L
н	L	х	х	Х	L	Н
L	L	х	х	X	н•	н*
н	н	工	L	L	Q_{O}	\overline{Q}_{O}
Н	н	7	H	L	Н	L
Н	ļ н		L	Н	L	Н
Н	н	7	н	Н	Tog	gle

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

L = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level

QO = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each positive clock pulse.

Recommended Operating Conditions

Sym	Parameter		[DM5472			DM7472		
			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	٧
Гон	High Level Outpu Current	ıt .			- 0.4			- 0.4	mA
loL	Low Level Output Current	t			16			16	mA
fclk	Clock Frequency		0		15	0		15	MHz
t _W	Pulse Width	Clock High	20			20			ns
	•	Clock Low	47			47]
		Preset Low	25			25			
		Clear Low	25			25			†
tsu	Input Setup Time	(Note 1)	01		İ	01			ns
t _H	Input Hold Time ((Note 1)	01		1	٥١			ns
TA	Free Air Operatin Temperature	g	- 55		125	0		70	°C

Note 1: The symbol (1, 4) indicates the edge of the clock pulse is used for reference: (1) for rising edge (4) for falling edge.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
V _t	Input Clamp Voltage	V _{CC} = Min, I _I = - 12 mA				- 1.5	٧
Уон	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{IL} = Max			0.2	0.4	٧
I _I	Input Current@Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
I _{IH}	High Level Input		J, K			40	μА
	Current		Clock			80	
			Clear			80	
		Preset				80	

Electrical Characteristics (Continued) over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Condition	ons .	Min	Typ (Note 2)	Max	Units
I _{IL} Low Level Input Current	Low Level Input	V _{CC} = Max	J, K			- 1.6	mA
	$V_1 = 0.4V$	Clock			- 3.2		
		(Note 5)	Clear			- 3.2	1
			Preset			- 3.2	1
Ios	Short Circuit	V _{CC} = Max	DM54	- 20		- 55	mA
	Output Current (N	(Note 3)	(Note 3) DM74			- 55	1
Icc	Supply Current	V _{CC} = Max (Not	e 4)		9	17	mA

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To		Units			
	(Output)	Min	Тур	Max	†	
f _{MAX} Maximum Clock Frequency		15	20		MHz	
t _{PHL} Propagation Delay Time High to Low Level Output	Preset to Q		25	40	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Preset to Q		16	25	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Q		25	40	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clear to Q		16	25	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Q or Q		25	40	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Q or $\overline{\mathbf{Q}}$		16	25	ns	

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Note 5: Clear is tested with preset high and preset is tested with clear high.